


4/08/2019

EE5311



MODULE 1 - THE TRANSISTOR

SUB THRESHOLD LEAKAGE:


$$I_{\text{SUB}} = I_{\text{OFF}} = \underline{I_0} e^{\frac{V_{\text{GS}} - V_T}{n \phi_T}} (1 - e^{-V_{\text{DS}}/\phi_t}) (1 + \lambda V_{\text{DS}})$$



SUBSTRATE LEAKAGE:






$$V_{SB} \downarrow \\ \Rightarrow V_{TH} \downarrow$$



BEHAVE OF FORWARD BIASED PN JUNCTIONS:


GATE LEAKAGE:



$\uparrow \frac{\epsilon_0 A}{t_{ox} \rightarrow \uparrow} \rightarrow$ Hi K DIELECTRICS FROM 45nm node

In 4nm node $t_{ox} \sim 1nm$

PMOS TRANSISTOR



1) $V_{GS} > 0 \rightarrow$ ACCUMUL

2) $V_{GS} < 0 \rightarrow$ DEPLETION

3) $V_{GS} < V_{TH} \rightarrow$ INVERSION

For current flow: $V_{SD} > 0$ OR $V_{DS} < 0$ ($V_{GS} < 0$)

$$I_{DS} = K_p' \frac{W}{L} V_{DS} \left[(V_{GS} - V_{TP}) - \frac{V_{DS}}{2} \right] \quad \text{Linear}$$

$$K_p' \frac{W}{L} (V_{GS} - V_{TP})^2 (1 + \lambda |V_{DS}|) \quad V_{DSATP}$$

$$V_{TH} = V_{TOP} + \gamma_p (\sqrt{|V_{DS} + V_{SB}|} - \sqrt{|V_{DS}|})$$

$$\underline{I_{DS}} = \begin{cases} K_p' \frac{W}{L} V_{max} \left[(V_{GS} - V_{TP}) - \frac{V_{max}}{2} \right] (1 + \underbrace{\gamma_p}_{-ve} \underbrace{V_{DS}}_{-ve}) & V_{GS} < V_{TP} \\ 0 & V_{GS} > V_{TP} \end{cases}$$

$$V_{max} = \max(V_{GS} - V_{TP}, V_{DS}, V_{DSATP})$$

$$\max(-1, -1.2, -1.5)$$

$$V_{TH} = V_{TOP} + \gamma_p \left(\sqrt{|V_{SB} + \psi_s|} - \sqrt{|\psi_s|} \right)$$


$$-0.3 + \underbrace{\gamma_p \left(\sqrt{|V_{SB} + \psi_s|} - \sqrt{|\psi_s|} \right)}_{\substack{K' V_{DSAT} \quad \lambda \quad V_{TO} \quad \gamma \\ \rightarrow +ve}}$$

if $V_{SB} \uparrow$
 $\Rightarrow |V_{TH}|? \downarrow$


NMOS	tve	tve	tve	tve	tve
PMOS	-ve	-ve	-ve	-ve	-ve

$$V_{TH} = V_{TO} + \gamma_p \left(\sqrt{-0.25 + V_{SB}} - \sqrt{1.025} \right)$$

$$= V_{TO} + \underbrace{\gamma_p \left(\sqrt{0.25 - V_{SB}} - 0.5 \right)}_{\rightarrow -ve} \Rightarrow \gamma_p < 0$$




DISCHARGE OF A CAP




$$\tau = R C_L$$

R of NMOS TRANSISTOR



ASSUME: $\frac{V_{DD}}{2} > V_{DSATn}$



$$I_D = K'_n \frac{W}{L} V_{DSAT} \left((V_{DD} - V_T) - \frac{V_{DSAT}}{2} \right) \times (1 + \lambda V_0)$$

$$R_{eq}(V_0) = V_0 / I_{DS}$$

$$R_{eq} = \frac{1}{(V_{DD} + V_{DD}/2)} \int_{V_{DD}}^{V_{DD}/2} R(V_0) dV_0 = \frac{1}{(-V_{DD}/2)} \int_{V_{DD}}^{V_{DD}/2} \frac{V_0}{I_0(1 + \lambda V_0)} dV_0$$

↓
~ (1 - λV₀)


$$= \frac{1}{(-V_{DD}/2)} \int_{V_{DD}}^{V_{DD}/2} \frac{V_0}{I_0} (1 - \lambda V_0) dV_0$$

$$= \frac{1}{(V_{DD}/2)} \left[\frac{1}{I_0} \frac{V_0^2}{2} \Big|_{V_{DD}/2}^{V_{DD}} - \frac{\lambda}{I_0} \left(\frac{V_0^3}{3} \Big|_{V_{DD}/2}^{V_{DD}} \right) \right]$$

$$= \frac{3}{4} \frac{V_{DD}}{I_0} - \frac{\lambda}{I_0} \frac{1}{12} V_{DD}^2$$


$$R_{eq} = \frac{3}{4} \frac{V_{DD}}{I_0}$$

1 Model



$$\tau (V_{DD} \rightarrow V_{DD}/2) = \frac{C \Delta V}{I_0}$$

$$= \frac{C \cdot (V_{DD}/2)}{I_0}$$



$$R_{eq} = \frac{3}{4} \frac{V_{DD}}{I_0}$$

$$V_A(t) = V_{DD} e^{-t/R_{eq}C}$$

$$\Rightarrow \tau = 0.693 R_{eq} C = \frac{3}{4} \frac{V_{DD}}{I_0} \cdot C$$

$$= \underbrace{0.693 \times \frac{3}{4}}_{\sim 0.5} \frac{V_{DD} C}{I_0}$$

$$V_A(t) = V_{DD} - \frac{I_0 t}{C}$$

$$\frac{C(V_{DD}/2)}{I_0}$$

