



10/10/2019

EE5311

Module - 4 - Combinational Circuits




$$\tau_{pd} = 7RC$$
$$\tau_{cd} = 6RC$$

SIGNAL (INPUT) THAT ARRIVES LAST SHOULD BE CONNECTED TO THE TRANSISTOR CLOSEST TO THE OUTPUT



INPUT ORDERING.





$$g_A = (4+2)/3 = 2 > (4/3)$$

$$g_B = \frac{(4/3) + 2}{3} = \frac{10}{9} < \left(\frac{4}{3}\right)$$

$$R_1 + R_2 = R \quad \text{Fixed}$$



$$g_B = \frac{C_{mos} + C_{paras}}{3C}$$

SKEWED GATE



$$\beta = \frac{C_N + C_P}{3C}$$



$\beta_{PD} =$ Pull DOWN Logical Effort



Ref Static CMOS Inv

$$\beta_A = 2/3$$



$g_{PV} = \text{pull up logical effort}$



REF STATIC CMOS INV


$$\therefore g_{PV} = \frac{2}{(3/2)} = \frac{4}{3} > 1$$

H1 SKEW INV



$$C_A = \frac{5}{2} C$$


H1 SKEW NAND2



REF STATIC SYMM INV

NOR


β_{PV}




$$C_A' = 3C$$

\Rightarrow

$$\beta_{PV} = 5/6 < 1$$



β_{PD}



$$C_A' = \frac{3}{2} C$$

\Rightarrow

$$\beta_{PD} = 5/3 > 1$$