



4/11/2019

EES811

MODULE-5 - SEQUENTIAL CIRCUITS

+ve EDGE TRIG FLOP





PROBLEM:

LARGE CLOCK
LOAD (4 Trans
per CLK
& CLK)

$$t_{\text{setup}} = T_{I_1} + T_{Tg1} + T_{I_2} + T_{I_3}$$

$$T_{CQ} = T_{Tg3} + T_{I_5}$$


$$T_{\text{hold}} = 0 \quad (-T_{I_1})$$



DELAY ANALYSIS

$$\left. \begin{aligned} t_{\text{setup}} &= \\ t_{\text{hold}} &= \\ t_{CQ} &= \end{aligned} \right\}$$


ASSUMPTION

- 1) CLK IS IDEAL
⇒ ZERO RISE & FALL
TIME
- 2) NO CLK SKEW







-ve LATCH





C2
NOT BREAKING
FB PATH



C1
BREAKING FEED-
BACK PATH





NPTEL