

20/09/2019


EG5811

Module 4- Combinational Circuits


$$Y = f(A, B, C, \dots)$$

$$= \sum m(0, 1, 2, \dots)$$


① $\overline{Y} = \overline{f(A, B, C, \dots)}$



NAND2:




$$Y = \overline{AB}$$



NAND2:

$$Y = \overline{ABC}$$

$$\overline{Y} = ABC$$



NOR2

$$Y = \overline{A+B}$$

$$0 \rightarrow \frac{V_{DD}}{2}$$


PMOS

$$A \rightarrow \frac{2R}{\alpha}$$

$$B \rightarrow \frac{2R}{\alpha}$$



$$\Rightarrow \alpha = 4$$




$$\frac{1}{\frac{1}{2}R} = \frac{2}{R}$$

$$R_N = \frac{3V_{DD}}{4I_{DSAT-N}}$$

$$\frac{1}{\frac{1}{2}R} = \frac{2}{R} \quad \alpha = \frac{2R}{R}$$

$$R_P = \frac{3V_{DD}}{4I_{DSAT-P}}$$

$$Y = \underline{(A+BC)D}$$




$$\sum H_i = 12$$

$$\sum H_i = 10.5$$

$$\frac{R}{\alpha} + \frac{R}{3} = R$$

$$\therefore (\alpha = 3/2)$$

CAPACITANCE




ALL CAPS SCALE AS $\propto W$

$$C_{gsn} = C_{gsp}$$


ASSUMPTIONS :



- 1) LUMP ALL CAPS.
- 2) ALL CAPS TO AC GND
- 3) ALL CAPS ARE EQUAL

C → GATE CAP OF A UNIT NMOS DEVICE



=





=> DO NOT

DOUBLE

COUNT

CAP

