



16/10/2019

EE5311


Module-4 - Combinational Circuits



STATIC
CMOS



Pseudo
NMOS








CMOS
Require $A \approx A$

$V_{OL} > 0$
 $V_{PL} \propto V_{OL}$
Ratioed Ckt
Static Current

More Area

DYNAMIC CIRCUITS.






INPUT CANNOT FALL IN
EVAL PHASE


$\phi_u \rightarrow$ NOT RELEVANT HERE

$$g_d = 2/3.$$


REF INV:



W/O FOOTER DEVICE: $g_d = 1/3.$




NAND2:



$$g_A = g_B = 1$$


$$p = 4/3$$

NOR2/3




$$g_A = g_B = g_C = 2/3$$


$$p = 7/3.$$




X CANNOT CASCADE DYNAMIC GATES



DYNAMIC AND:




B = 1



EVAL $\phi = 1$

Precorrec: $\phi = 0$



PDN is

NEAR
Active
KEEPER DEVICE

