


06/11/2019


EE5311

MODULE-5 - SEQUENTIAL CIRCUITS



BREAKING THE FEEDBACK
PATH

* Transistor sizes don't matter
for functionality.




OVER POWERING FEEDBACK

* Tran sizes matter
 $I_1 \gg I_3$.


ASSUMPTIONS: CLOCK \rightarrow * IDEAL EDGES (RISE/FALL TIME = 0)
* CLK (ϕ) & $\overline{\text{CLK}}$ ($\overline{\phi}$) HAVE NO SKEW

IF CLK & $\overline{\text{CLK}}$ HAVE OVERLAP / DELAY





$$\rightarrow t_{ov-1-1} < t_{I_1} + t_{N1} + t_{I_2} + t_{I_4}$$

$t_{ov-0-0} \rightarrow$ NO PROBLEM
 $\rightarrow t_{hold} > t_{ov-0-0}$



(L1: +ve



L2: -ve) \rightarrow ve edge flop




FLOP WITH ISOLATION

$\rightarrow Q.M$

Itanium 2 Latch





STATIC LATCH




DYNAMIC LATCH

NPTEL



NPTEL

CMOS FLOP/LATCH




$$t_{HOLD} > t_{ov-1-1}$$


$$t_{SETUP} = t_{TRI-STATE-L1}$$


$$t_{CQ} = t_{TRI-STATE-L2}$$

* CLOCK EDGES ARE NOT INSTANTANEOUS.



$$t_{DQ} = t_{DC} + t_{DQ}$$





NPTEL