



08/11/2019

EE5311

Module-5 - SEQUENTIAL CIRCUITS



Breaking the Feedback

PMH


- * Transistor sizes don't matter for functionality.
- * Transistor sizes matter $I_1 \gg I_3$.

Over Powering Feedback

Assumptions: Clock \rightarrow ideal edges (rise/fall time = 0)



- * CLK (ϕ) & $\overline{\text{CLK}}$ ($\overline{\phi}$) have no skew

if CLK & $\overline{\text{CLK}}$ HAVE OVERLAP / DELAY




→ $t_{ov-1-1} < t_{I_1} + t_{N1} + t_{I_2} + t_{I_4}$



$t_{ov-0-0} \rightarrow$ NO PROBLEM
→ $t_{hold} > t_{ov-0-0}$






(L1: +ve L2: -ve) → ne edge flip




→ REPLACE WITH TRI-STATE INV





FLOP WITH ISOLATION
Q, Q-bar






L1
-ve
L2
+ve

the EDGE FLOP (DYNAMIC)




CMOS FLOP/LATCH




$$t_{\text{HOLD}} > t_{\text{D-1-1}}$$

$$t_{\text{SETUP}} = t_{\text{TRI-STATE-L1}}$$



$$t_{\text{CQ}} = t_{\text{TRI-STATE-L2}}$$



* CLOCK EDGES ARE NOT INSTANTANEOUS.



$$t_{pd} = t_{pc} + t_{sa}$$



t_{DQ}
 t_{CQ}

$$t_{DQ} = t_{OC} + t_{CQ}$$

