


~~4/11/2019~~


EE5811

Module-5 - Sequential Circuits


the Edge TRK Flop



Problem:
 Large Clock
 Load (4 T_{trans}
 per CLK
 & CLK)



-ve LATCH



+ve LATCH


DELAY ANALYSIS

$$\left. \begin{aligned} t_{\text{setup}} &= \\ t_{\text{hold}} &= \\ t_{\text{ch}} &= \end{aligned} \right\}$$



ASSUMPTION

1) CLK is IDEAL
 \Rightarrow ZERO RISE & FALL


2) NO CLK SKEW



$$\begin{aligned} T_{\text{setup}} &= T_{I_1} + T_{Td1} + T_{I_2} + T_{I_3} \\ T_{\text{ch}} &= T_{Td3} + T_{I_5} \\ T_{\text{hold}} &= 0 \quad (-T_{I_1}) \end{aligned}$$



C2
NOT BREAKING
FB PATH



C1
BREAKING FEED -
- BACK PATH

-ve LATCH

