


04/10/2019

EE5311

Module-4- Combinational Circuits

Gate Sizing:




$$H = \frac{C_{out}}{C_{in}} = \pi h_k.$$

$$F = GH$$

$$\text{Optimal } f_k = F^{1/N}$$


$$D_{min} = \sqrt[N]{NF^{1/N}} + P \rightarrow \sum p_i$$



$$f_{opt} = (10000)^{1/4} = 10$$

$$D_{min} = \textcircled{46.}$$


BUFFER INSERTION



$$G, H, P$$

$$F = G \cdot H$$

$$D_{min} = n_1 (F)^{1/n_1} + P$$



$$\hat{G} = \text{New Path Logical effort} = G \cdot \prod g_{inv}$$

$$= G$$

$$\hat{H} = \text{New path electrical } \approx H$$

$$\hat{D}_{min} = N (\hat{G} \hat{H})^{1/N} + P + (N - n_1) p_{inv}$$

$$\hat{P} = \text{New parasitic effort} = P + (N - n_1) p_{inv}$$

$$= N (F)^{1/N} + P + (N - n_1) p_{inv}$$

$$p_{inv} = \text{Parasitic effort of } inv (= 1)$$

$$\hat{F} = \hat{G} \hat{H} = G H = F$$

$$\frac{\partial \hat{D}_{min}}{\partial N} = 0$$

$$\hat{D}_{min} = N f^{1/N} + (N - n_i) p_{inv} + P$$

$$\frac{\partial \hat{D}_{min}}{\partial N} = f^{1/N} (1) + N f^{1/N} \left(-\frac{1}{N^2} \right) \ln(f) + p_{inv}$$

$$\Rightarrow (f^{1/N}) (1 - \ln(f^{1/N})) + p_{inv} = 0$$

Let OPTIMAL STAGE EFFORT = $P = f^{1/N}$

$$\Rightarrow P(1 - \ln(e)) + p_{inv} = 0$$


$$P(1 - \ln(e)) + 1 = 0$$

When $P = 3.59$

$$P_{opt} = 3.59 \sim 4$$

$$P_{opt} = (F^{1/N}) \Rightarrow 1 = \frac{1}{N} \log_e(F)$$

$$\Rightarrow N = \frac{\log_e(F)}{P_{opt}}$$



$$F = 10^4 = (20/9) \times 4500$$

$$N = \log_4(10^4) = 6.64$$

Post Buffering: $N_{opt} = 6/7 \rightarrow 6$

$$D_{min} = 6 \times (10^4)^{1/6} + 6 + 2 \times 1$$
$$= 35.8$$