


23/09/2019

EE5311


MODULE-4 : COMBINATIONAL CIRCUITS




NPTEL

NOR3

$$Y = \overline{A+B+C}$$




DELAY OF LOGIC GATES




RISE DELAY =
FALL DELAY =

PROPAGATION DELAY = WORST CASE DELAY
CONTAMINATION DELAY = BEST ~ -

RISE PROP DELAY:




RISE CONT DELAY:



FALL DELAY (PROP) :


BOTH X & Y NEED TO DISCHARGE TO GND



$$\text{delay} = 7RC$$

FALL CONT DELAY :




INPUT A IS HIGH FOR LONG. DISCHARGED NODE X TO GND.



$$\Rightarrow \text{delay} = 6C (R/2 + R/2) = 6RC$$


NPTEL

NOR3 GATE: PROP DELAYS:




N-INPUT NAND GATE (PROP DELAY)


$$Y = \overline{A_1 A_2 \dots A_N}$$



RISE :




FALL :




$$\text{FALL DELAY} = 3N C (R) + N C \frac{(N-1)}{N} R + N C \frac{(N-2)}{N} R + \dots + N C \cdot \frac{R}{N}$$

$$= \frac{N(N+5)}{2} RC$$

$\Rightarrow \propto N^2$
DO NOT STACK MORE THAN 4 TRANSISTORS




UNIT NAND2 GATE




CONT

RISE





FALL





PARASITIC DELAY
IS INDEPENDENT
OF DRIVE STRENGTH

PROP



PARASITIC DELAY APPROXIMATION

COUNT THE O/P DIFF CAP and NORMALIZE TO CAP OF A REF INV :



$$\frac{9C}{3C} = 3.$$

FOR. NAND2: $\frac{6C}{3C} = 2$