


04/10/2019

EES311

MODULE-4- COMBINATIONAL CIRCUITS


GATE SIZING:



$$F = GH$$

OPTIMAL $f_k = F^{1/N}$

$$D_{min} = \underline{NF^{1/N}} + P \rightarrow \sum p_i$$




$$f_{OPT} = (10000)^{1/4} = 10$$

$$D_{min} = \underline{\underline{46.}}$$

BUFFER INSERTION

Diagram 1: A single gate with input capacitance C_{in} and output capacitance C_L . The gate is labeled n_1 gates, G, P . The delay is given by:

$$D_{min} = n_1 (F)^{1/n_1} + P$$



$$G, H, P$$

$$F = G \cdot H$$

$$\hat{G} = \text{New Path Logical effort} = G \cdot \prod g_{inv} = G$$

$$\hat{H} = \text{New path electrical } \sim = H$$

$$\hat{D}_{min} = N (\hat{G} \hat{H})^{1/N} + P + (N - n_1) p_{inv}$$

$$= N (F)^{1/N} + P + (N - n_1) p_{inv}$$

$$\hat{P} = \text{New parasitic effort} = P + (N - n_1) p_{inv}$$

$$p_{inv} = \text{Parasitic effort of inv } (=1)$$

$$\hat{F} = \hat{G} \hat{H} = GH = F$$

$$\frac{\partial \hat{D}_{min}}{\partial N} = 0$$

$$\hat{D}_{min} = N F^{1/N} + (N - n_1) p_{inv} + P$$

$$\frac{\partial \hat{D}_{min}}{\partial N} = F^{1/N} (1) + N F^{1/N} \left(-\frac{1}{N^2} \right) \ln(F) + p_{inv}$$

$$\Rightarrow (F^{1/N}) (1 - \ln(F^{1/N})) + p_{inv} = 0$$

Let OPTIMAL STAGE EFFORT = $P = F^{1/N}$

$$\Rightarrow P(1 - \ln(e)) + p_{inv} = 0$$


$$P(1 - \ln(e)) + 1 = 0$$

When $P = 3.59$

$$P_{opt} = 3.59 \sim 4$$

$$P_{opt} = (F^{1/N}) \Rightarrow 1 = \frac{1}{N} \log_{P_{opt}}(F)$$

$$\Rightarrow N = \frac{\log_4(F)}{1}$$



$$F = 10^4 = (20/9) \times 4500$$

$$N = \log_4(10^4) = 6.64$$

POST BUFFERING:

$$N_{opt} = 6/7 \rightarrow 6$$

$$D_{min} = 6 \times (10^4)^{1/6} + 6 + 2 \times 1$$
$$= 35.8$$

NPTEL