



16/10/2019

EE5311


MODULE -4 - COMBINATIONAL CIRCUITS



STATIC
CMOS







PSEUDO
NMOS
 $V_{OL} > 0$
 $V_p/W_n \propto V_{OL}$
RATIO'ED CKT
STATIC CURRENT



CMOS
REQUIRE $A \propto A$
MORE AREA

DYNAMIC CIRCUITS.







INPUT CANNOT FALL IN
EVAL PHASE

$g_u \rightarrow$ NOT RELEVANT HERE


$$g_d = 2/3.$$

REF INV:



W/O FOOTER DEVICE: $g_d = 1/3.$


NAND2:



$$g_A = g_B = 1$$

$$p = 4/3$$


NOR2/3




$$g_A = g_B = g_C = 2/3$$

$$p = 7/3$$

NPTEL






CANNOT CASCADE DYNAMIC GATES




VIOLATING MONOTONE NON DECREASING CONDITION

DOMINO LOGIC


$$B =$$


EVAL $\phi = 1$
 PRECHARGE: $\phi = 0$



PDN IS WEAK
 ACTIVE KEEPER DEVICE

