




05/09/2019

EE5311
MODULE 3 - THE INVERTER

NOISE MARGIN




STATIC


ROBUSTNESS OF CMOS INVERTERS

- * RAIL-RAIL VOLTAGE SWING ($0 \rightarrow \text{GND}$
 $1 \rightarrow V_{DD}$)
- * RATIOLESS LOGIC (IND OF W_p/W_n)
- * O/P IMP IS VERY LOW \Rightarrow IMMUNE TO NOISE
- * ZERO GATE CURRENT \Rightarrow INFINITE FANOUT
- * STEADY STATE CURRENT ~ 0


DELAY



O/P RISE



O/P FALL



SWITCH MODEL

$$\tau_{\text{FALL}}: \text{ FALL DELAY} : 0.693 \cdot R_{\text{eqN}} \cdot C_L$$

$$\tau_{\text{RISE}}: \text{ RISE " } : 0.693 R_{\text{eqP}} C_L$$

$$R_{\text{eqN}} C_L = R_{\text{eqP}} \cdot C_L$$

$$\Rightarrow I_{\text{DSATN}} = |I_{\text{DSATP}}|$$

$$R_{\text{eqN}} = \frac{3}{4} \frac{V_{\text{DD}}}{I_{\text{DSATN}}}$$


$$R_{\text{eqP}} = \frac{3}{4} \frac{V_{\text{DD}}}{I_{\text{DSATP}}}$$

$$K_n' W_n = |K_p'| W_p$$



$$\Rightarrow \mu_n \phi_{ox} W_n = \mu_p \phi_{ox} W_p$$

$$\Rightarrow \frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} \quad \equiv \text{FOR EQUAL RISE AND FALL DELAY.}$$



$$\boxed{W_p \approx 2 W_n}$$



TRANSIENT RESPONSE





DELAY : INPUT 50% To OUTPUT 50%.




NPTEL

POWER




- * DYNAMIC POWER
 - * SWITCHING POWER \rightarrow SHORT CIRCUIT POWER
 - * LEAKAGE POWER \rightarrow STEADY STATE
- } SWITCHING

DYNAMIC POWER / ENERGY



\Rightarrow



$$i_c(t) = C_L \cdot \frac{dV_o}{dt}$$

$$E_{VDD} = \int_0^\infty V_{supply}(t) \cdot i(t) dt$$

$$E_{VDD} = \int_0^{V_{DD}} V_{DD} \cdot C_L \frac{dV_o}{dt} dt = C_L V_{DD}^2$$

$$E_C = \int_0^\infty V_o \cdot i(t) dt = \int_0^{V_{DD}} V_o \cdot C_L dV_o = \frac{1}{2} C_L V_{DD}^2$$

FOR EVERY CHARGE: $\frac{1}{2} C_L V_{DD}^2$ is dpr in the PMOS Transistor
 for " DISCHARGE: " " " " " NMOS

