


3/10/2019

EE5311

## Module-5 - Sequential Circuits








10 steps.

Total time = 1000 units

Pipeline

Total time = 110 units. ←








$t_{cd} \rightarrow$  Contamination Delay  
 $t_{pd} \rightarrow$  Propagation Delay.

CLK.

FLIP FLOP (+ve edge)



# LATCH ( +ve LATCH )



IF  $CLK = 1$

$\Rightarrow Q = D$

IF  $CLK = 0$

Hold  $Q$ .

