


24/10/2019

EE5311

MODULE-6 - ADDERS

MIRROR ADDER

- 1) MIRROR IDEA TO REDUCE PMOS STACK SIZE
- 2) C_n (TIMING CRITICAL) \rightarrow TO TRANSISTOR OF LEAST LE
- 3) C_n CONNECTED TO ~ CLOSEST TO O/P
- 4) OPTIMIZED SUM TO BE GEN FROM $\overline{C_0}$





$$P = A \oplus B$$

$$G = AB$$

$$S = P \oplus C_n$$

$$C_{out} = \underline{G + PC_n}$$


$$t_{triple} = t_{sum} + (N-1)t_{CARRY}$$



NPTEL

SERVER: 128

CARRY SKIP ADDER



PARTITION N BITS INTO M BIT SEGMENTS

$$\# \text{ STAGES} = \frac{N}{M}$$

