




05/09/2019

EE5311

MODULE 3 - THE INVERTER

NOISE MARGIN




STATIC


ROBUSTNESS OF CMOS INVERTERS

- * RAIL - RAIL VOLTAGE SINCE (0 \rightarrow GND \rightarrow V_{DD})
- * RATIOLESS LOGIC (IND OF H_P/H_n)
- * OFF IMP IS VERY LOW \Rightarrow IMMUNE TO NOISE
- * ZERO GATE CURRENT \Rightarrow INFINITE FANOUT
- * STEADY STATE CURRENT ~ 0


DELAY



O/P RISE



O/P FALL



SWITCH MODEL

τ_{fall} : FALL DELAY: $0.693 \cdot R_{eqn} C_L$
 τ_{rise} : RISE " : $0.693 R_{eqp} C_L$

$$R_{eqn} C_L = R_{eqp} C_L$$

$$\Rightarrow I_{ssm} = |I_{ssmp}|$$

$$R_{eqn} = \frac{3}{4} \frac{V_{DD}}{I_{ssm}}$$


$$R_{eqp} = \frac{3}{4} \frac{V_{DD}}{I_{ssmp}}$$

$$K_n' u_n = |K_p'| u_p$$



$$\Rightarrow \mu_n \beta_{ox} u_n = \mu_p \beta_{ox} u_p$$

$$\Rightarrow \frac{u_p}{u_n} = \frac{\mu_n}{\mu_p} \quad \text{= FOR EQUAL RISE AND FALL DELAY.}$$


$$\boxed{u_p \approx 2 u_n}$$





TRANSIENT RESPONSE



DELAY: INPUT 50% TO OUTPUT 50%.




Power




- * DYNAMIC POWER
 - * SWITCHING POWER \rightarrow SHORT CIRCUIT POWER
 - * LEAKAGE POWER \rightarrow STEADY STATE
- } SWITCHING

DYNAMIC POWER / ENERGY



\Rightarrow



$$i_c(t) = C_L \cdot \frac{dV_o}{dt}$$

$$E_{VDD} = \int_0^\infty V_{supply}(t) \cdot i(t) dt$$

$$E_{VDD} = \int_0^{V_{DD}} V_{DD} \cdot C_L \frac{dV_0}{dt} \cdot dt = C_L V_{DD}^2$$

$$E_C = \int_0^\infty V_0 \cdot i_C(t) dt = \int_0^{V_{DD}} V_0 \cdot C_L dV_0 = \frac{1}{2} C_L V_{DD}^2$$

for every charge: $\frac{1}{2} C_L V_{DD}^2$ is diff in the pmos transistor
for "discharge": ~ ~ ~ NMOS

