




$$\frac{R_2}{R_1} = 2$$



$$2020\Omega = 2 \cdot (1010\Omega)$$

1000 1010 1020

$$2030\Omega \neq 2 \cdot 1000\Omega$$




$$\underbrace{R_{R1DR} R_{T2M}}_{\dots} - R_{TMR}$$

Lecture 21

- * Resistors, capacitors: Large variation in absolute value (process variations)
- * Physically identical components - closely matched values
- * Relative mismatch : $\sigma\left(\frac{\Delta R}{R_0}\right) = \sigma_R = \frac{A_e}{\sqrt{WL}}$
 $\sigma\left(\frac{\Delta C}{C_0}\right) = \sigma_C = \frac{A_e}{\sqrt{WL}}$
- * Identical layout environment - good matching
 - dummy devices, common centroid.



MOS transistor models:



lowest voltage
on the IC

- * nMOS bulk (substrate) — lowest voltage on the IC
- * triple well process — nMOS transistors with isolated bulk nodes
- * pMOS transistor is formed inside an n-well

MOS transistor large signal model



p -

$$V_{DS} > 0$$

$$I_D = \frac{M_n C_{ox}}{2} \cdot \frac{W}{L} \left(V_{GS} - V_T \right)^2 \left(1 + \lambda V_{DS} \right)$$

[Saturation region]

$$V_{GS} > V_T$$

$$V_{DS} > V_{GS} - V_T$$



$$= M_n C_{ox} \frac{W}{L} \left[\left(V_{GS} - V_T \right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

[linear triode]

$$V_{GS} > V_T$$

$$V_{DS} < V_{GS} - V_T$$


$$= 0 \quad [\text{cutoff}] \quad V_{GS} < V_T$$



$$V_{BS} = -V_{SB}$$

Threshold Voltage $V_T = V_T(V_{SB}) = V_{T_0} + \gamma \left[\sqrt{V_{SB} + 2\phi_F} - \sqrt{2\phi_F} \right]$

(1) saturation / triode



boundary : $* V_F = V_{AS} (= V_{DS})$ required

to form the inversion layer.

$* V_D > V_S \Rightarrow$ More inversion at the source end

compared to the drain end.

$$V_{DS} > V_{AS} - V_T$$



$$V_D > V_A - V_T$$

$$(V_A - V_D) < V_T$$



Saturation: drain end not inverted

(ii) Effect of V_{SB} :

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$



- * Increase the gate or bulk voltage - channel charge & the drain current tend to increase
- bulk — back gate



Increasing either V_{AS} or V_{BS} increases the current

$$I_D = \frac{M_n C_o x}{2} \frac{W}{L} (V_{DS} - V_T)^2 (1 + \lambda V_{DS})$$

[Saturation]


$$V_T = V_{T_0} + \gamma \left(\sqrt{V_{SB} + 2\phi_F} - \sqrt{2\phi_F} \right)$$

Body effect

$$I_D = \frac{\mu C_{ox}}{2} \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$I \propto W$$



$$I \propto \frac{1}{L}$$



Use ratio
of widths
for multiplying
currents;

Do not use
ratio of
lengths

pMOS transistor:



$$I_D = \frac{\mu_p C_{ox}}{2} \frac{W}{L} (V_{SG} - V_{T_P})^2$$

$$V_{SD} > V_{SG} - V_{T_P} \quad ; \quad V_{SG} > V_{T_P}$$

(saturation region)


$$\left[\mu_p C_{ox} \frac{W}{L} \left[(V_{SG} - V_{T_P}) \cdot \frac{V_D}{2} - \frac{V_D^2}{2} \right] \right]$$

$$V_{SD} < V_{SG} - V_{T_P} \quad ; \quad V_{SG} > V_{T_P}$$

cutoff $\left[0 ; V_{SG} < V_{T_P} \right]$

$$V_T = V_{T_0} + \gamma \left(\sqrt{V_{BS} + 2\gamma f_c} - \sqrt{2\gamma f_c} \right)$$


nMOS



$$V_{GS} > V_{GS} - V_T$$

$$V_D > V_A - V_T$$

pMOS



$$V_{SD} > V_{GS} - V_T$$

$$+ V_D < +V_A + V_T$$

Subthreshold operation:

Square law

$V_{as} > V_T$; $V_{sg} > V_T$: strong inversion
(nMOS) (pMOS)

$V_{as} < V_T$: non zero current

$$I_d = I_0 \cdot \exp\left(\frac{V_{as}}{V_T}\right)$$

$$I_0 \propto W$$

Exponential device

$$V_T = \frac{kT}{q} = 25.9 \text{ mV}$$

@
300K

thermal voltage